


# Programming for the Next Decade (Perspectives from a Systems Architect)

Steve Scott Cray CTO

Blue Waters Symposium May 12, 2015

COMPUTE

STORE




Jim Goodman University of Wisconsin

"Each year the questions remain the same, only the answers change."




Cray 1, 1976

- ECL 5/4 NAND gate ICs (95%)
- 75K gates. (3400 PCBs!)
- RISC design
- Vector ISA
- Memory latency 11 clocks



Intel Pentium, 1993

- CMOS VLSI IC
- 3M transistors
- CISC design
- Deep pipelines, complex predictions



Intel Pentium 4 Cedar Mill, 2006

- 184M transistors!
- Very CISC design
- 31-stage pipeline
- 3.6 GHz in 65nm
- Last of its breed....

COMPUTE

STORE


# Post Dennard Scaling and the Power Wall (2005 onward)




#### Voltage no longer drops with feature size

- ⇒ perf/W/year has slowed dramatically (70% → 20% CAGR)
  - ⇒ Have become *power* constrained

#### Signal reach dropping:




# Communication much more expensive than computation




STOR

### **Architectural Response**

1) Stop making it worse...






But still only a tiny fraction of CPU power spent on flops


- 2) Continue to innovate in circuits (e.g.: low voltage SRAMs)
- 3) Unwind all that complexity we threw at single thread performance (reclaim the lost performance/W potential)

### **New Processor Landscape**







**GPU computing (Nvidia Kepler)**Lots and lots of *much* simpler processors





(Intel Xeon Phi)
Parallelism with
low complexity and
control overhead


Vectors are back!











COMPUTE

STORE

#### **Power-Efficient Networks**


- Cray pioneered the use of high radix routers in HPC
  - Became optimal due to technology shift
    - Pin bandwidth growing relative to packet length
    - Reduces serialization latency of narrow links
  - Reduced network diameter (number of hops)
    - Lowers network latency and cost
  - But higher radix network require longer cable lengths
    - Limits electrical signaling speed



- Optics are now cost effective above a few meters (and dropping)
- Cost, bandwidth and power are relatively insensitive to cable length



- Cost-effective, scalable global bandwidth
- Very low network diameter (small number of hops) ⇒ very energy efficient



64 port YARC router in Cray X2

**Future of HPC Programming** 

## **Summary of Future Machines**

- Computers are not getting faster... just wider
  - O(EF) with O(GHz) clocks → O(B) way parallelism!
- Vertical locality much more important than horizontal locality

Dimension	Latency Hit	Bandwidth Hit	Energy Hit
Within node	~200x	~200x	> 500x
Across nodes	~25x	~8x	~5x

<sup>\*</sup> If include local NVM, within node grows, across nodes shrinks

- Parallelism is multi-dimensional (and heterogeneous?)
  - Vectorization + threading + multi-node
  - Processors optimized for serial performance or power efficiency (not both)
- Interconnects won't look that different than today

MPUTE

STORE

## **Implications for Programmers**


- Must move to more threading on the node
  - All-MPI won't deliver maximum performance
- Must vectorize low-level loops
  - 8-30x performance improvement on array operations
- Must avoid scalar code
  - On "accelerated" nodes, creates traffic between accelerator and host, or runs 3-4x slower than on a serial-optimized core
  - Inherently slower and less power-efficient
- Must pay a lot more attention to locality within node
  - Think about data placement and movement
  - Consider "sub-optimal" algorithms that limit data motion



# Would like to code for future machines in a portable way



Spatial and Temporal Portability



#### Separation of labor

- Programmer exposes parallelism and locality
- Compiler, tools, and runtime map onto specific hardware
- Optimized libraries for various platforms

#### **Bold Prediction:**



- Future HPC Programming Model: MPI + OpenMP
- Can we make this easier?
  - Threading, vectorization, data placement
- Recent poll at NERSC found 80% of apps use single level of parallelism
- Why & when to convert to hybrid programming model?
  - When code becomes network bound
  - Load balancing and synchronization overheads become large
  - Excessive memory used by straight MPI
  - To take advantage of hybrid compute nodes

## **Approach to Adding Parallelism**



#### 1. Identify key high-level loops

Determine where to add additional levels of parallelism

## 2. Perform parallel analysis and scoping

## 3. Add OpenMP layer of parallelism

Insert OpenMP directives

### 4. Analyze performance for further optimizations

Specifically vectorization of inner loops

#### Which of these profiles display what is important?

```
Imb. |
                                          Calls | Group
Time% |
            Time
                       Imb. |
                       Time |
                               Time% |
                                                 | Function
                                                 | PE=HIDE
100.0% | 1.545303 |
   20.6% | 0.317597 | 0.067854 (17.9% | 276480.0 | parabola
                     0.024599
   8.7% | 0.134020 | 0.214959 |
                                  62.6%
                                              20.0 |sweepy
   8.6% | 0.133213 | 0.057049 |
                                 30.5% I
                                             10.0 |sweepz
   8.1% | 0.125045 | 0.028330 |
                                 18.8% I
                                           30720.0 | remap
   4.9% | 0.075581 | 0.085175 |
                                 53.8% |
                                            10.0 |dtcon
                                 19.9% |
                                           61440.0 | paraset
   3.4% | 0.052096 | 0.012666 |
                                           30720.0 levolve
   3.2% | 0.049156 | 0.010650 |
                                 18.1% I
                                           92160.0 |forces
    3.1% | 0.048344 | 0.013154
                                  21.7% I
    3.1% | 0.047601 | 0.013329
                                  22.2%
                                           92160.0 | volume
    2.6% | 0.040902 | 0.008664 |
                                 17.8%
                                           15360.0 |ppmlr
   2.1% | 0.032670 | 0.007914 |
                                 19.8% |
                                           30720.0 |states
   1.8% | 0.027902 | 0.006195 |
                                 18.5% I
                                           30720.0 |flatten
   1.6% | 0.024737 | 0.005826 |
                                 19.4% |
                                           30720.0 |boundary
                                 50.4% I
                                             2.0 | vhone
   1.1% | 0.017032 | 0.016742 |
                                26.3% |
                                            10.0 |sweepx1
   0.8% | 0.013135 | 0.004581 |
   0.6% | 0.009817 | 0.004406 | 31.5% |
                                           10.0 |sweepx2
   0.5% | 0.007235 | 0.009223 |
                                56.9% I
                                            2.0 linit
    0.0% | 0.000399 | 0.000207 |
```

```
Calls | Calltree
Time% |
           Time |
100.0% | 1.545303 |
 100.0% | 1.545303 |
                     -- |vhone_.LOOP.2.li.205
   83.1% | 1.283566
    4||| 14.2% | 0.218932 | -- | sweepy .LOOP.1.1i.32 ← High level grid loop
               | | sweepy .LOOP.2.li.33 ← High level grid loop
6||| 14.2% | 0.218932 | 2560.0 | ppmlr
8|||||| 3.4% | 0.052046 | 30720.0 |parabola
8|||||| 1.8% | 0.028345 | 5120.0 | remap (exclusive)
8|||||| 0.4% | 0.006467 | 5120.0 | paraset
         0.2% | 0.002949 |
                          5120.0 |volume
        3.0% | 0.047088 | 5120.0 | riemann
        1.7% | 0.026442 | 15360.0 |parabola
         1.4% | 0.021188 | 5120.0 | evolve
         0.7% | 0.010535 | 5120.0 | evolve (exclusive)
8 | | | | | | |
         0.4% | 0.005505 | 10240.0 | forces
         0.3% | 0.005147 | 10240.0 |volume
8 | | | | | | |
```

Typical profile showing exclusive wall-time


^ Nesting level everything below 3 is called by 3

COMPUTE

STORE

# Simplifying the Task with Reveal






- Navigate to relevant loops to parallelize
- Identify parallelization and scoping issues
- Get feedback on issues down the call chain (e.g.: shared reductions)
- Shows vectorization and other compiler optimizations
- Optionally insert parallel directives into source
- Validate scoping correctness on existing directives

COMPUTE

STORE

## **Data Management in the Memory Hierarchy**




#### • Two levels of interest:

- Memory hierarchy accessed as memory (caches, HBM, DDR4, NVM, remote SSD?)
- Network attached NVM that is accessed as storage

#### At each level, want a dual approach

- APIs, directives, and tools for users to manage/access data
- System software to automatically manage the memory






## Big Data vs. HPC







#### **Common Needs:**

- Compute power
- Interconnect bandwidth
- Memory capacity & bandwidth
- Storage system capacity & bandwidth
- Workload management

- Scaling
- Resiliency
- Visualization
- System management
- etc.

COMPUTE

STORE

#### **A Matter of Balance**



Network Bandwidth

# File System Capacity & Bandwidth



Memory Capacity & BW

Compute


We have these same trade-offs within HPC
May lean towards larger memories, and more network & storage bandwidth

COMPUTE

STORE

# Enabling More Complexity & Capability... Big Data → Fast Data





#### I've Looked at Clouds from Both Sides Now





## **System Monitoring and Operational Analytics**





#### Analytics Appliance

#### Currently collect logs in multiple places

SMW, SDB & login nodes, Lustre service nodes

#### Types of data:

- Network health
- Console traffic (node-level OS errors)
- Temp, power, perf & status of all components
- Job scheduling and placement information
- Job performance data
- File system and network logs
- Etc.

#### Hard to diagnose performance problems or failures

SSA is a first step...


- Predictive failure analysis
- Job failure/performance diagnosis
- Cyber-threat detection
- System optimization
  - Power management
  - Job scheduling and placement
  - IO and network configuration
- Proactive detection of performance issues
- System dashboards

COMPUTE

STORE

#### **Protein Folding – Mixed Simulation and Analytics**






COMPUTE

STORE

#### **Protein Folding – Mixed Simulation and Analytics**





Automated classification in protein databases

COMPUTE

STORE

# One Interesting Difference Between Data Analytics and HPC Markets



- The Data Analytics crowd seems to really like productivity
  - Map/Reduce is easy, scalable, resilient, and.... low performance!
  - Spark is much more flexible, and higher performance, but still pretty high overhead by HPC standards
- We've had little luck explaining that they really ought to be using C + MPI instead
  - Much more interest in Hadoop/Spark/R, etc. than MPI
- Provocative idea of the night:
  - Chapel as HPDA language?
  - Also has growing appeal for HPC on new architectures
  - Separates structural aspects of code (hierarchical parallelism, locality) from algorithmic code
  - Recent work on performance closing gap with C + MPI



## What does "Productivity" mean to you?



#### **Recent Graduate:**

"something similar to what I used in school: Python, Matlab, Java, ..."

#### **Seasoned HPC Programmer:**

"that sugary stuff that I can't use because I require full control to ensure good performance"

#### **Computational Scientist:**

"something that lets me express my parallel computations without having to wrestle with architecture-specific details"

#### **Chapel Team:**

"something that lets the computational scientists express what they want, without taking away the control the HPC programmers want, implemented in a language as attractive as recent graduates want."

COMPUTE | STORE | ANALYZE

## Chapel in a Nutshell



#### Chapel: a parallel language that has emerged from DARPA HPCS


- general parallelism:
  - data-, task-, and nested parallelism
  - highly dynamic multithreading or static SPMD-style
- multiresolution philosophy: high-level features built on low-level
  - to provide "manual overrides"
  - to support a separation of concerns (application vs. parallel experts)
- locality control:
  - explicit or data-driven placement of data and tasks
  - locality expressed distinctly from parallelism
- features for productivity: type inference, iterators, rich array types
- portable: designed and implemented to support diverse systems
- open source: developed and distributed under Apache v2.0 CLAs





## **LULESH: a DOE Proxy Application**



**Goal:** Solve one octant of the spherical Sedov problem (blast wave using Lagrangian hydrodynamics for a single material







pictures courtesy of Rob Neely, Bert Still, Jeff Keasler, LLNL

### **LULESH** in Chapel



MERCHANNES
M. M
SERNHENAUNBET.
The state of the s
EMPARTMENT.
MUTATENT.
PARTIES NEL
SERT HERMONIC
W = 11
i i water
: Ne :::
<del></del>
-62::=:::
Text Henry
SEPT HERRY
MAR HENZ
W
Managarina and a
,-020
1
War inches
755
Management.
Marin Cont
Secretary per community
Marian.
Elliant The
uzu
Websers
THE METERS OF
Section 1

-----




E-pro-
NAME OF THE PARTY
DEGET.
DEGGEO.
Wasie-
Water
BEEFF.
Note that the second se
AMERICA TOTAL
EXXXX
***************************************
20000000000000000000000000000000000000
2
Manuscrape of the second secon
SOUTH THE STATE OF
Management of the second of th
Manufacture Services
The same of the sa
Season Se
Hanness CT.  Je and T.  Scott T.  Sc
The agent of the second of the
The same of the sa
The second of th
The same of the sa
The same of the sa
The same of the sa

```
VETTINE
       _____
     Manager S. S.
     YECTION
 George:
          Million III
     80 E
  BRIDGE.
     Marie Service
     Markinger.
  Markinger-
   Maginian-
   MESTE SE
  THE HILLS
  NO. OR.
   TELESCO
   THE
 UNILANEAUSBOF
     VENE .....
  YEST TO THE TOTAL TOTAL
```

```
100223587
                                Section 1
                          ANTEREST SHOWS
                     WEEKS-
                          WHEEL.
                WELLOW.
                     *******
                     None ---
                     Name -
                                          WEITHER ....
                                Veneral Venera
                                     ACCUMENT.
                     Section of the sectio
                                SERVICE SERVIC
                                122---
                          ----
                          ----
TABLE TO SEE THE
                                384111
                          Danne.....
                     ----
                          ____
                          365---
                307-
```

## **LULESH** in Chapel



DRE ANALYZE

COMPUTE

## **LULESH** in Chapel









This is the only representation-dependent code.

It specifies:

data structure choices

- structured vs. unstructured mesh
- local vs. distributed data
- sparse vs. dense materials arrays
- a few supporting iterators

HERE IN THE STATE OF THE STATE


COMPUTE


STORE


#### **Hierarchical Locales for Emerging Architectures**




Support locales within locales to describe architectural sub-structures within a node (e.g., memories, processors)









- On-clauses and domain maps map tasks and variables to sub-locales
- Supports intra-node NUMA regions and hybrid processors

## Summary

- CRAY
- Technology changes are driving significant changes to node architecture and memory hierarchies
  - Billion-way parallelism, hybrid processors, deeply hierarchical memories
- As a first step, need to transition codes to hierarchical parallelism
  - Distributed memory + threading + vectorization
- ...and focus more on data placement in memory hierarchy
  - Data motion is much more expensive than computation
- Cloud won't take over, but can we play nicely together?
- Lots of opportunities to combine HPC and analytics
- Let's see if we can bridge the gap HPC and analytics communities
  - Goal: Performance + Productivity

# Thank You.

# **Questions?**

